Abstract-Interference between macro and femtocells is an important issue for the development of WCDMA femtocell networks.
INTRODUCTION
The development of femtocell networks is an important perspective for increasing cellular systems capacity. A femtocell is covered by a small Base Station (BS), designed for typically indoor environments (home, business) which does not require a coordinated deployment [1] . Although most of the current research activities on this topic focus on the LTE system [2] , current deployed systems use the UMTS-WCDMA technology [3] . In this paper, an algorithm which estimates blindly the uplink scrambling code index of a User Equipment (UE) is proposed. It offers the perspective of implementing interference mitigation techniques at a femto Base Station (BS), and hence providing a solution to the problem of uplink macro to femto interference issue in WCDMA femtocell networks. A macro BS provides the overall coverage, while femto BSs offer better indoor coverage to UEs attached to them. A femto BS can be configured to operate in open or closed access mode to visiting UEs [4] . In open access mode, a visiting UE is allowed to handover from the macro BS to a femto BS in order to send its data. This generates additional complexity to route the data packets and also to ensure communication security. In closed access mode, a visiting UE is not allowed to handover. This simplifies the network architecture, but this may lead to an unacceptable interference level at the femto BS. This situation occurs if a visiting UE transmits at high Fig. 1 . Interference generated by a macro UE on a femto BS power, while it is located nearby the femto BS. This situation is depicted in Fig 1. A macro UE transmits at high power because it is either at the cell edge or inside a building. Since the power control procedure concerns only the uplink with the macro BS, it will be received at the femto BS with a power much larger than the power of a femto UE. This is the well known near-far effect in CDMA systems [5] . If the power of this interferer is too large, the femto BS may not be able to demodulate any communication with its attached UEs. This creates a "dead zone" in the network coverage. In order to avoid this situation, it is required to implement interference mitigation techniques. This subject has been deeply studied in the past two decades for CDMA systems [6] . All the proposed techniques exploit the knowledge of the UE's scrambling code, which is chosen from a set of scrambling codes identified by their index. The scrambling code index of the macro UE is allocated by the macro BS and is signalled to the UE in a dedicated control channel [7] . Unfortunately, in a closed access mode, there is no signalling link between the macro and femto BSs. Hence, a femto BS has no knowledge of the scrambling code index of an interfering macro UE. It has to estimate this index blindly. To the authors' knowledge, [8] is the first and only article addressing this issue. The authors exploit the specificities of the framing, spreading and multiplexing procedures defined by CDMA systems to process the signal so that the resulting signal can be considered to be a linear code depending on the initial state of the scrambling code generator. This processing step can be applied to both WCDMA and CDMA 1x systems [7] [9] . The received codeword is then estimated with a maxlog-MAP algorithm [10] . The initial state of the different spreading code generators is eventually obtained by applying a pseudoinverse of the code generator matrix. In this paper, a different decoding strategy is proposed. Exploiting the unique properties of m-sequence, it is shown that an iterative message-passing algorithm [11] can be implemented to decode the received signal after the same initial processing step as in [8] . Then the scrambling code index can be obtained with a proper used of the "Shift and add" and decimation properties of m-sequences. In addition, in [8] , the authors focused on the CDMA 1x system, while the WCDMA system is addressed in this article. The paper is organized as follows. Section I presents the procedure used to generate the uplink WCDMA signal. The construction of the complex scrambling code is also detailed since its specific properties will be exploited by the proposed algorithm. Section II details the blind identification algorithm, which is split in 3 steps. Section III presents simulation results and Section IV concludes this paper. Notation: a sequence will be written with upper case in its BPSK representation (S(k) ∈ {−1, +1}) and with lower case in its binary representation (s(k) ∈ {0, 1}).
I. UPLINK WCDMA SIGNAL GENERATION
In this section, the modulation, spreading and multiplexing operations implemented in the uplink of the WCDMA system are first described. Then, the method standardized by 3GPP for constructing the scrambling code is detailed [7] . It is included here for completeness, since several specific features of the scrambling will be exploited by the proposed blind estimation algorithm.
A. Spreading and multiplexing
The uplink of the WCDMA system implements a Code Division Multiple Access (CDMA) scheme. The data and control channels are mapped on a BPSK constellation and I/Q multiplexed. In the standard, these channels are referred to as the Dedicated Physical Data CHannel (DPDCH) and Dedicated Physical Control CHannel (DPCCH). The bits are first spread by a channelization sequence (C d and C c ) which ensures orthogonality between channels. The spreading factor of the DPCCH signal is equal to SF DPCCH = 256, while for DPDCH, SF DPDCH is variable and depends on the service data rate. When a DPDCH is transmitted, its channelization sequence C d is a periodic repetition of the pattern "+1, +1, −1, −1". This is due to the selection of the column number SF DPDCH /4 of the Walsh-Hadamard matrix [7] . The channelization sequence C c used for DPCCH is the all '+1' sequence. Each spread signal is then weighted by a factor β to set its power, and I/Q multiplexed. The resulting complex signal is eventually multiplied by the scrambling code S n , where index n indicates that the scrambling code is user specific. At chip time index k, the transmitted signal can be modeled as follows:
X DPDCH and X DPCCH models the DPDCH and DPCCH bits spread by sequences C d and C c .
In order to simplify the description, we have considered the case where only one DPDCH is transmitted. However, we note that the proposed algorithm also works when 2 DPDCHs are transmitted and I/Q multiplexed, as detailed [7] .
B. Scrambling code generation
The scrambling code s n is built from two m-sequences x n and y. Fig. 2 shows a Linear Feedback Shift Register (LFSR) sequence generator according to the Fibonacci representation [12] .
Fig. 2. LFSR sequence with the Fibonacci representation
The two m-sequences x n and y are defined by their primitive polynomial :
These polynomials have a different definition than in the standard [7] . This is due to the notation used in Figure 2 , which is the conventional notation for LFSR sequences defined in [12] and [13] . The polynomials defined in the standard are obtained by exchanging coefficient g i by g r−i . The scrambling sequence is identified by an index n. Let n 23 , · · · , n 0 be the 24 bits binary representation of the index n with n 0 being the least significant bit. The registers of the sequences x n and y are reset at the beginning of each frame (every 38400 chips), with the following values :
The initial state of a LFSR sequence is defined by the content of its shift registers at time k = 0. As a consequence, the initial state of the sequence y at the beginning of each frame is known. The complex scrambling code is built as follows (k = 0, 1, . . . , 38399):
where x is the closest integer inferior or equal to x and ⊕ denotes the XOR operation. M-sequences have two interesting properties that will be exploited by the proposed algorithm [13] :
• "Shift and add" property : for two given delays τ 1 and τ 2 , there exists a unique τ 3 such that:
• Decimation property: the decimation by a factor 2 of a m-sequence gives a shifted version of this m-sequence. There exists a unique τ such that:
According to the "shift and add" property of m-sequences, it can be proved that for τ = 16777232:
This property is used to generate the sequence C 2 . The vector (n 0 , · · · , n 23 ) is allocated by the macro BS to the macro UE in a signalling message and is unknown to the femto BS. The objective of the algorithm proposed in this paper is to perform a blind estimation of this vector.
II. BLIND IDENTIFICATION OF THE SCRAMBLING CODE
The algorithm is split in 3 steps:
• step 1 : chip level processing which results in a direct observation of a modified version of the sequence x n , denoted byx.
• step 2 : estimation of the initial shift registers state of sequencex with an iterative message-passing decoder.
• step 3 : determination of the initial state of the sequence x n with the use of a transposition matrix. In order to ease the comprehension of the algorithm, we restrict the description to an Additive White Gaussian Noise (AWGN) channel model. The robustness to multipath channel will be discussed in section II-E and be tested by means of simulation. In addition, we also focus the description to a signal sampled at the chip rate.
A. Chip level processing
The received signal is modeled as follows (see Eq. (1)):
where θ is the phase rotation introduced by the channel and n(k) the additional noise modeling thermal noise as well as other sources of interference. First, a differential multiplication is performed on the received signal:
where I(k) contains all the noise cross-product terms. Let define the sequence A(k) = C 1 (2k + 1)C 1 (2k)C 2 (2k). The scrambling code S n (k) satisfies the following relation (see Eq. (2)):
Moreover, due to the properties of the channelization sequence C d and C c , the spread signals X DPDCH (k) and X DPCCH (k) satisfy the 3 relations:
Exploiting these properties, if the differential signal U (k) is decimated, the negative value of its imaginary part satisfies :
The variable w(k) contains all the noise cross-product terms. From the construction of the scrambling code detailed in the previous section, it is straight forward to observe that A(k) is the BPSK representation of a binary sequence a(k) which depends on sequence x n and y (see Eq. 2):
Using the result of Eq. (3), we obtain:
y(k) = y(2k) ⊕ y(2k + 1) ⊕ y(2k + 4) ⊕ y(2k + 6) ⊕ y(2k + 17)
From the "shift and add" and decimation properties,x andỹ are shifted version of the m-sequences x n and y. The sequence a is thus a Gold sequence [14] . As a consequence, Eq. (5) tells us that V (k) is the observation of the BPSK representation of a Gold sequence with additive noise. It is known from the literature that it is possible to estimate the initial state of a LFSR sequence with a standard iterative message-passing algorithm [11] [15] [16] . The decoding strategy proposed in this paper is however different. In order to identify the initial state of the sequence x n , the proposed algorithm exploits the a priori knowledge of the initial state of the sequence y at the beginning of each frame (all '1'). At each time instant q, the receiver assumes that it is synchronized with the beginning of the frame. It is thus possible to generate the sequenceỹ by using (3). Then, the elements of vector (V (q), · · · , V (q + M − 1)) are multiplied chip by chip with sequenceỸ , the BPSK representation of the sequenceỹ:
This operation eliminatesỹ(k) from (6), and hence R q (k) is a noisy observation of the BPSK representation of sequence
x.
Sincex is a shifted version of sequence x, it can be decoded with an iterative message-passing algorithm which parity check matrix is matched to the sequence x (see section II-B). The vector (R q (0), · · · , R q (M − 1)) feeds this decoder, and if it fails to find a codeword, this means that either the frame synchronization assumption is not valid or a decoding failure happened. In both cases, the procedure is restarted when the next chip is received. If the decoder finds a valid codeword, the initial state of sequence x n is found by a simple matrix multiplication (see section II-C).
B. Iterative message-passing decoding
A m-sequence x satisfies the following parity check equation (g 0 = g r = 1), for all k ≥ 0:
A m-sequence is thus a cyclic linear code with rate r 2 r −1 . A codeword is generated by one initial state of the shift registers. In the context of this paper, only a sequence of M variables, corresponding to M consecutive bits of the codeword, is observed. The parity check matrix of this code depends on the sequence's primitive polynomial g(D):
Once the parity check matrix has been defined, it is possible to decode the received vector (R q (0), · · · , R q (M − 1)) with a standard iterative message passing algorithm [17] [18] . In addition, as it was proposed in [11] [15] , the use of Redundant Graphical Model (RGM) improves greatly the decoder performance. If g(D) is the sequence polynomial in GF(2), it satisfies:
This property is exploited to create additional parity check equations. Polynomial
n ) also generates a parity check matrix H n similar to H. Theses matrices can be concatenated to create a larger parity check matrix H RGM [11] :
where n RGM is the number of RGMs used for decoding. These RGMs increase the column weight of the parity check matrix, while keeping constant the row weight. If the decoding is successful (all parity check equations are satisfied), the soft decision output of the decoder is converted into a binary representation with a hard decision rule. Then, according to the Fibonacci representation (Fig. 2) , the first r bits of the codeword represents the content of the shift registers at initialization.
C. Determination of the initial state of the sequence x n
The decoder provides a vector of r bits representing the initial state of sequencex(k), denoted by Qx. We want to find the initial state of sequence x n (k): Q xn = (n 0 , n 1 , · · · , n 24 ) T knowing that n 24 = 1. This task is achieved in 2 steps. The first step consists in finding the initial state of the sequence x decim (k), Q x decim , which givesx by decimation by a factor 2:x (k) = x decim (2k) [19] shows that there is a fixed transposition matrix B between these two vectors and describes the method to compute this matrix:
The second step eventually provides vector Q xn . It exploits the "shift and add" relation between the sequences x decim and x n (see Eq (7)):
Using the state transition matrix G [12] , defined by :
we have:
where I r is the r × r identity matrix. These two steps are finally combined in a unique transposition matrix T :
It is important to note that matrix T shall be computed once for all and stored in memory.
D. Flow chart of the algorithm
A flow chart of the algorithm is presented in Fig. 3 . The decoding operation must be implemented at the chip rate, which requires a very high data rate decoding capability. 
E. Robustness to a multipath channel
The algorithm is by construction robust to multipath whose delays are larger than a chip period. This is due to the chipby-chip multiplication with sequence Y (k) in (8) . A multipath component delayed by more than one chip will be scrambled by sequence y(k) and will be considered as an additional noise source by the decoder. In order to cope with multipath, the receiver implements a search window of length W chips. At each time q, the receiver runs the detection algorithm for time q to q + W − 1. If a valid codeword is detected within this window, the detection is declared successful.
III. SIMULATION RESULTS
Let us first define the conventional synchronization hypothesis :
• H 0 : the receiver is not synchronized with the beginning of the frame.
• H 1 : the receiver is synchronized with the beginning of the frame. The performance of the algorithm are measured by the probabilities of correct detection P d , false alarm P fa and missed detection P m , defined as follows:
Ic is the indication function of the decoder:
1 if all parity check equations are satisfied 0 otherwisê Q xn is the estimated initial state of sequence x n , given by the decoder output.
Performances are measured with the following simulation configurations:
• The transmitter sends a UL reference measurement channel for the 12.2 kbps service, as specified in [20] :
SF DPDCH = 64, SF DPCCH = 256, β c = 1 and β d = 11/15.
• When measuring P m , the receiver is synchronized with the beginning of the frame (i.e. hypothesis H 1 is satisfied), while its is not synchronized when P fa is evaluated.
• The decoder implements a Min-Sum (MS) messagepassing algorithm [18] . The decoder stops when either all the parity check equations are satisfied or the maximum number of iteration N iter is reached.
A. AWGN channel
Simulations over 10 7 frames did not produce any false alarm. This means that P fa < 10 −6 with a good confidence level. Fig. 4 shows the probability of missed detection as a function of the number of RGMs, for M = 4000 variables at the decoder input and N iter = 20 iterations at most. P m is measured as a function of the Signal to Noise ratio (SNR) at the input of the receiver. For an arbitrary defined target P m = 0.1, a gain of about 7 dB is obtained with 7 RGMs with respect to the case with only one graphical model. With 7 RGMs, the target P m = 0.1 is reached at a SNR around −7 dB. According to [20] , a UE transmitting a 12.2 kbps service in an AWGN channel shall be received at its serving BS with a SNR larger than −17 dB. Hence, if it is received at the femto BS at a SNR equal to −7 dB, its power is 10 dB larger than a femto UE transmitting the same service. This macro UE is thus a strong interferer, but its scrambling code index can be detected and it can be mitigated by an appropriate interference cancelation algorithm.
Simulations not reported in this paper have also shown that there is no gain to have more than N iter = 20 iterations in the decoding algorithm. Fig. 5 shows the sensitivity of the algorithm to the number of variables M (see (8) ). There is no interest to increase the number of variables above 4000 chips. A gain of 0.5dB is achieved between M = 2000 and M = 4000. Since this gain is small, this leaves some room for a performance/complexity trade-off.
B. Multipath channel
The probability of detection is defined by the probability to detect the signal when the search window contains the beginning of the frame (see Section II-E). The performance are evaluated with 2 static multipath channels (Static A and B), having respectively 2 and 3 multipath with equal gains. The delays of the multipath are equal to {0, 2} and {0, 2, 4} chips for Static A and B channels. The search widow is set to W = 10 chips, which is larger than the channel delay spread. Fig. 6 compare the performance of the detection algorithm with AWGN, Static A and B channels. Compared to a gaussian channel, there is a degradation of about 3 dB and 8 dB at P m = 0.1 for Static A and B. This is due to the diminution of the SNR per multipath. Even if the degradation is noticeable, the algorithm is still operational when the channel contains multipath. 
IV. CONCLUSION
An algorithm which performs a blind identification of the uplink scrambling code of a WCDMA transmission has been presented. It exploits the framing, spreading and multiplexing specificitions of the WCDMA standard and is thus dedicated to this system. The simulation results show that it is possible to obtain a reliable estimation at a SNR as small as −7 dB in an AWGN channel. Thus, the scrambling code of a strong interferer can be identified at the femto BS, and interference mitigation techniques can be implemented to cancel this interferer. The robustness of the algorithm to static multipath has also been validated.
